Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
cpandya
Observer
View all badges
Community Forums
:
About cpandya
Latest posts by cpandya
Subject
Views
Posted
Re: How to resolve hold timing violation inside FI...
Timing Analysis
236
02-08-2021
12:22 PM
Re: How to resolve hold timing violation inside FI...
Timing Analysis
240
02-08-2021
12:18 PM
How to resolve hold timing violation inside FIR fi...
Timing Analysis
262
02-08-2021
12:03 PM
Generated clock is part of asynchrouns clock group...
Timing Analysis
646
06-26-2020
03:01 PM
Re: Placement errors in JESD PHy pin assignments
Serial Transceivers
733
06-03-2020
10:08 AM
View All ≫
Community Statistics
Posts
10
Solutions
0
Kudos given
4
Kudos received
1
Member Since
06-13-2018
Contact Me
Online Status
Offline
Date Last Visited
02-08-2021
03:51 PM
Kudos from
Member
Kudos
karnanl
1
View All ≫
Kudos given to
Member
Kudos
markg@prosensin
g.com
1
karnanl
2
yuko.2828
1
View All ≫
Latest Tags
ADC
DAC
implementation
jesd
JESD PHY
Kintex UltraScale
placement
constraints
generated_clocks
set_clock_groups
Timing_analysis
View All ≫
