All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
afilgueras
Contributor
View all badges
Community Forums
:
About afilgueras
Latest posts by afilgueras
Subject
Views
Posted
Re: CDMA interrupts not being enabled
Processor System Design and AXI
245
03-02-2020
07:56 AM
Re: CDMA interrupts not being enabled
Processor System Design and AXI
323
02-27-2020
02:56 AM
CDMA interrupts not being enabled
Processor System Design and AXI
402
02-25-2020
03:56 AM
Re: Vivado 2017.4 does not find zynq ultrascale es...
Installation and Licensing
1802
06-27-2018
06:46 AM
Re: Vivado 2017.4 does not find zynq ultrascale es...
Installation and Licensing
1849
06-25-2018
02:16 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Java exceptions running simulation in vivado 2...
Simulation and Verification
17080
12-19-2014
02:30 AM
Re: Error opening trace files in vivado 2014.3
Simulation and Verification
15562
12-15-2014
02:33 AM
Re: Vivado HLS cannot find -lopencv* during C simu...
High-Level Synthesis (HLS)
20715
12-11-2014
03:24 AM
View All ≫
Community Stats
Posts
30
Solutions
3
Kudos Given
2
Kudos Received
1
Member Since
03-05-2014
Contact Me
Online Status
Offline
Date Last Visited
03-02-2020
12:00 PM
Kudos from
Member
Kudos
simalps
1
View All ≫
Kudos given to
Member
Kudos
anatoli
1
devinl
1
View All ≫
Latest Tags
HLS
-lopencv
ap_source
AXI DMA
c simulation
CDMA
co-simulation
csim
interrupt
ld
linking
linux
OpenCV
petalinux
RTL
SDAccel
Vivado HLS
zynq ultrascale
ZynqMP
View All ≫
