All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
curtisra
Visitor
View all badges
Community Forums
:
About curtisra
Latest posts by curtisra
Subject
Views
Posted
Re: FIR Filter Reload Port Effected by Decimation ...
AI Engine, DSP IP and Tools
254
04-02-2020
07:37 AM
Re: FIR Filter Reload Port Effected by Decimation ...
AI Engine, DSP IP and Tools
299
04-01-2020
01:15 PM
FIR Filter Reload Port Effected by Decimation Rate
AI Engine, DSP IP and Tools
362
03-31-2020
07:10 AM
Simulating a Simulink Subfunction in Questa
AI Engine, DSP IP and Tools
234
03-09-2020
11:50 AM
Re: FIR Compiler 7.2 Resource Efficiency
AI Engine, DSP IP and Tools
297
01-09-2020
11:21 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: System Generator Vector FIR reload port only a...
AI Engine, DSP IP and Tools
343
11-20-2019
10:31 AM
View All ≫
Community Stats
Posts
17
Solutions
1
Kudos Given
0
Kudos Received
1
Member Since
08-31-2016
Contact Me
Online Status
Offline
Date Last Visited
04-02-2020
10:58 AM
Kudos from
Member
Kudos
meherp
1
View All ≫
Latest Tags
system generator
dsp
FIR compiler 7.2
Super Sample Rate
sybsystem
View All ≫
